# **NCV33163** <u>NC 233223</u>

# 2.5 A, Step-Up/Down/<br>Inverting Switching Regulators

The NCV33163 series are monolithic power switching regulators that contain the primary functions required for dc−to−dc converters. This series is specifically designed to be incorporated in step−up, step−down, and voltage−inverting applications with a minimum number of external components.

These devices consist of two high gain voltage feedback comparators, temperature compensated reference, controlled duty cycle oscillator, driver with bootstrap capability for increased efficiency, and a high current output switch. Protective features consist of cycle−by−cycle current limiting, and internal thermal shutdown. Also included is a low voltage indicator output designed to interface with microprocessor based systems.

These devices are contained in a 16 pin dual−in−line heat tab plastic package for improved thermal conduction.

- Output Switch Current in Excess of 2.0 A
- Operation from 2.5 V to 60  $V_{OC}$  Input
- Low Standby Current
- Precision 2% Reference
- Controlled Duty Cycle Oscillator
- Driver with Bootstrap Capability for Increased Efficiency
- Cycle−by−Cycle Current Limiting
- Internal Thermal Shutdown Protection
- Low Voltage Indicator Output for Direct Microprocessor Interface
- Heat Tab Power Package
- Moisture Sensitivity Level (MSL) Equals 1
- NCV Prefix, for Automotive and Other Applications Requiring Site and Change Control



# **ON Semiconductor®**

**http://onsemi.com**





### **ORDERING INFORMATION**





**Figure 1. Representative Block Diagram**

### **MAXIMUM RATINGS** (Note 1)



**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 15 V, Pin 16 = V<sub>CC</sub>, C<sub>T</sub> = 620 pF, for typical values T<sub>A</sub> = 25°C, for min/max values  $T_A = -40$ °C to +115°C.)



1. This device series contains ESD protection and exceeds the following tests: Human Body Model 1500 V per MIL−STD−883, Method 3015. Machine Model Method 150 V.

2. Maximum package power dissipation limits must be observed.

3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.







**Figure 18. DW Suffix (SOP−16L) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length**

0 10 20 30 40 50 L, LENGTH OF COPPER (mm)

 $\mathsf{R}_{\boldsymbol{\theta} \mathsf{J} \mathsf{A}}$ 

 $\frac{1}{50}$ 

0.4

൷

30 40



**Figure 19. Representative Block Diagram**



**Figure 20. Typical Operating Waveforms**

### **INTRODUCTION**

The NCV33163 series are monolithic power switching regulators optimized for dc−to−dc converter applications. The combination of features in this series enables the system designer to directly implement step−up, step−down, and voltage−inverting converters with a minimum number of external components. Potential applications include cost sensitive consumer products as well as equipment for the automotive, computer, and industrial markets.

A Representative Block Diagram is shown in Figure 19.

### **OPERATING DESCRIPTION**

The NCV33163 operates as a fixed on−time, variable off−time voltage mode ripple regulator. In general, this mode of operation is somewhat analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The Typical Operating Waveforms are shown in Figure 20. The output voltage waveform shown is for a step−down converter with the ripple and phasing exaggerated for clarity. During initial converter startup, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle controlled by the oscillator, thus pumping up the output filter capacitor. When the output voltage level reaches nominal, the feedback comparator sets the latch, immediately terminating switch conduction. The feedback comparator will inhibit the switch until the load current causes the output voltage to fall below nominal. Under these conditions, output switch conduction can be inhibited for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles.

#### **Oscillator**

The oscillator frequency and on−time of the output switch are programmed by the value selected for timing capacitor  $C_T$ . Capacitor  $C_T$  is charged and discharged by a 9 to 1 ratio internal current source and sink, generating a negative going sawtooth waveform at Pin 6. As  $C_T$  charges, an internal pulse is generated at the oscillator output. This pulse is connected to the NOR gate center input, preventing output switch conduction, and to the AND gate upper input, allowing the latch to be reset if the comparator output is low. Thus, the output switch is always disabled during ramp−up and can be enabled by the comparator output only at the start of ramp−down. The oscillator peak and valley thresholds are 1.25 V and 0.55 V, respectively, with a charge current of 225  $\mu$ A and a discharge current of 25  $\mu$ A, yielding a maximum on−time duty cycle of 90%. A reduction of the maximum duty cycle may be required for specific converter configurations. This can be accomplished with the addition of an external deadtime resistor  $(R<sub>DT</sub>)$  placed across  $C<sub>T</sub>$ . The

resistor increases the discharge current which reduces the on−time of the output switch. A graph of the Output Switch On−Off Time versus Oscillator Timing Capacitance for various values of  $R_{DT}$  is shown in Figure 2. Note that the maximum output duty cycle,  $t_{on}/t_{on} + t_{off}$ , remains constant for values of  $C_T$  greater than 0.2 nF. The converter output can be inhibited by clamping  $C_T$  to ground with an external NPN small−signal transistor.

#### **Feedback and Low Voltage Indicator Comparators**

Output voltage control is established by the Feedback comparator. The inverting input is internally biased at 1.25 V and is not pinned out. The converter output voltage is typically divided down with two external resistors and monitored by the high impedance noninverting input at Pin 2. The maximum input bias current is  $\pm 0.4 \mu$ A, which can cause an output voltage error that is equal to the product of the input bias current and the upper divider resistance value. For applications that require 5.0 V, the converter output can be directly connected to the noninverting input at Pin 3. The high impedance input, Pin 2, must be grounded to prevent noise pickup. The internal resistor divider is set for a nominal voltage of 5.05 V. The additional 50 mV compensates for a 1.0% voltage drop in the cable and connector from the converter output to the load. The Feedback comparator's output state is controlled by the highest voltage applied to either of the two noninverting inputs.

The Low Voltage Indicator (LVI) comparator is designed for use as a reset controller in microprocessor−based systems. The inverting input is internally biased at 1.125 V, which sets the noninverting input thresholds to 90% of nominal. The LVI comparator has 15 mV of hysteresis to prevent erratic reset operation. The Open Collector output is capable of sinking in excess of 6.0 mA (see Figure 11). An external resistor  $(R_{LVI})$  and capacitor  $(C_{DLY})$  can be used to program a reset delay time  $(t_{\text{DLY}})$  by the formula shown below, where  $V_{th(MPU)}$  is the microprocessor reset input threshold. Refer to Figure 21.

$$
t_{DLY} = R_{LVI} C_{DLY} \ln \left( \frac{1}{1 - \frac{V_{th(MPU)}}{V_{out}}} \right)
$$

### **Current Limit Comparator, Latch and Thermal Shutdown**

With a voltage mode ripple converter operating under normal conditions, output switch conduction is initiated by the oscillator and terminated by the Voltage Feedback comparator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the Current Limit comparator will protect the Output Switch.

The switch current is converted to a voltage by inserting a fractional ohm resistor,  $R_{SC}$ , in series with  $V_{CC}$  and output switch transistor  $Q_2$ . The voltage drop across  $R_{SC}$  is monitored by the Current Sense comparator. If the voltage drop exceeds 250 mV with respect to  $V_{CC}$ , the comparator will set the latch and terminate output switch conduction on a cycle−by−cycle basis. This Comparator/Latch configuration ensures that the Output Switch has only a single on−time during a given oscillator cycle. The calculation for a value of  $R_{SC}$  is:

$$
RSC = \frac{0.25 \text{ V}}{I_{pk} \text{ (Switch)}}
$$

Figures 12 and 13 show that the Current Sense comparator threshold is tightly controlled over temperature and has a typical input bias current of  $1.0 \mu A$ . The propagation delay from the comparator input to the Output Switch is typically 200 ns. The parasitic inductance associated with  $R_{SC}$  and the circuit layout should be minimized. This will prevent unwanted voltage spikes that may falsely trip the Current Limit comparator.

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 170°C, the Latch is forced into the "Set" state, disabling the Output Switch. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heatsinking.

#### **Driver and Output Switch**

To aid in system design flexibility and conversion efficiency, the driver current source and collector, and output switch collector and emitter are pinned out separately. This allows the designer the option of driving the output switch into saturation with a selected force gain or driving it near saturation when connected as a Darlington. The output switch is designed to switch a maximum of 60 V collector to emitter, with up to 2.5 A peak collector current. The minimum value for  $R_{SC}$  is:

$$
RSC(min) = \frac{0.25 \text{ V}}{2.5 \text{ A}} = 0.100 \ \Omega
$$

When configured for step−down or voltage−inverting applications, as in Figures 21 and 25, the inductor will forward bias the output rectifier when the switch turns off. Rectifiers with a high forward voltage drop or long turn−on delay time should not be used. If the emitter is allowed to go sufficiently negative, collector current will flow, causing

additional device heating and reduced conversion efficiency.

Figure 10 shows that by clamping the emitter to 0.5 V, the collector current will be in the range  $10 \mu A$  over temperature. A 1N5822 or equivalent Schottky barrier rectifier is recommended to fulfill these requirements.

A bootstrap input is provided to reduce the output switch saturation voltage in step−down and voltage−inverting converter applications. This input is connected through a series resistor and capacitor to the switch emitter and is used to raise the internal 2.0 mA bias current source above  $V_{CC}$ . An internal zener limits the bootstrap input voltage to  $V_{CC}$ +7.0 V. The capacitor's equivalent series resistance must limit the zener current to less than 100 mA. An additional series resistor may be required when using tantalum or other low ESR capacitors. The equation below is used to calculate a minimum value bootstrap capacitor based on a minimum zener voltage and an upper limit current source.

$$
CB(min) = 1 \frac{\Delta t}{\Delta V} = 4.0 \text{ mA} \frac{\text{ton}}{4.0 \text{ V}} = 0.001 \text{ ton}
$$

Parametric operation of the NCV33163 is guaranteed over a supply voltage range of 2.5 V to 60 V. When operating below 3.0 V, the Bootstrap Input should be connected to  $V_{CC}$ . Figure 16 shows that functional operation down to 1.7 V at room temperature is possible.

#### **Package**

The NCV33163 is contained in a heat−sinkable 16−lead plastic dual−in−line package in which the die is mounted on a special heat tab copper alloy lead frame. This tab consists of the four center ground pins that are specifically designed to improve thermal conduction from the die to the circuit board. Figures 17 and 18 show a simple and effective method of utilizing the printed circuit board medium as a heat dissipater by soldering these pins to an adequate area of copper foil. This permits the use of standard layout and mounting practices while having the ability to halve the junction−to−air thermal resistance. These examples are for a symmetrical layout on a single−sided board with two ounce per square foot of copper.

### **APPLICATIONS**

The following converter applications show the simplicity and flexibility of this circuit architecture. Three main converter topologies are demonstrated with actual test data shown below each of the circuit diagrams.



Test	<b>Condition</b>	<b>Results</b>
Line Regulation	$V_{in}$ = 8.0 V to 24 V, $I_{\Omega}$ = 3.0 A	6.0 mV = $\pm$ 0.06%
Load Regulation	$V_{in}$ = 12 V, $I_{\Omega}$ = 0.6 A to 3.0 A	$2.0$ mV = $\pm$ 0.02%
<b>Output Ripple</b>	$V_{in}$ = 12 V, $I_{\Omega}$ = 3.0 A	36 mVpp
<b>Short Circuit Current</b>	$V_{in}$ = 12 V, R <sub>1</sub> = 0.1 $\Omega$	3.3A
Efficiency, Without Bootstrap	$V_{in}$ = 12 V, $I_{\Omega}$ = 3.0 A	76.7%
Efficiency, With Bootstrap	$V_{in}$ = 12 V, $I_{\Omega}$ = 3.0 A	81.2%

**Figure 21. Step−Down Converter**





**Figure 22A. External NPN Switch Figure 22B. External PNP Saturated Switch**

**Figure 22. External Current Boost Connections for Ipk (Switch) Greater Than 2.5 A**



Test	<b>Condition</b>	<b>Results</b>
Line Regulation	$V_{in}$ = 9.0 V to 16 V, $I_{\Omega}$ = 0.6 A	$30 \text{ mV} = \pm 0.05\%$
Load Regulation	$V_{\text{in}}$ = 12 V, $I_{\Omega}$ = 0.1 A to 0.6 A	$50 \text{ mV} = \pm 0.09\%$
<b>Output Ripple</b>	$V_{in}$ = 12 V, $I_{\Omega}$ = 0.6 A	140 mVpp
Efficiency	$V_{in}$ = 12 V, $I_{\Omega}$ = 0.6 A	88.1%

**Figure 23. Step−Up Converter**





**Figure 24A. External NPN Switch Figure 24B. External PNP Saturated Switch**

**Figure 24. External Current Boost Connections for Ipk (Switch) Greater Than 2.5 A**





### **Figure 25. Voltage−Inverting Converter**







**Figure 26. External Current Boost Connections for Ipk (Switch) Greater Than 2.5 A**



#### **The following Converter Characteristics must be chosen:**

- V<sub>in</sub> Nominal operating input voltage.
- V<sub>out</sub> Desired output voltage.
- I<sub>out</sub> Desired output current.
- ∆l<sub>L</sub> Desired peak–to–peak inductor ripple current. For maximum output current it is suggested that ∆l<sub>L</sub> be chosen to be less than 10% of the average inductor current  $I_{L(avg)}$ . This will help prevent  $I_{pk}$  (Switch) from reaching the current limit threshold set by R<sub>SC</sub>. If the design goal is to use a minimum inductance value, let  $\Delta I_L = 2(I_{L(avg)})$ . This will proportionally reduce converter output current capability.
	- $f$  Maximum output switch frequency.
- V<sub>ripple(pp)</sub> Desired peak–to–peak output ripple voltage. For best performance the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor  $C_0$  should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications.
- NOTES: 1. V<sub>sat</sub> Saturation voltage of the output switch, refer to Figures 8 and 9.
	- 2. V<sub>F</sub> − Output rectifier forward voltage drop. Typical value for 1N5822 Schottky barrier rectifier is 0.5 V.
	- 3. The calculated t<sub>on</sub>/t<sub>off</sub> must not exceed the minimum guaranteed oscillator charge to discharge ratio of 8, at the minimum operating input voltage.

### **Figure 27. Design Equations**

### **PACKAGE DIMENSIONS**

**PDIP−16 P SUFFIX** CASE 648C−04 ISSUE D





NOTES:<br>
1. DIMENSIONING AND TOLERANCING PER ASME<br>
Y14.5M, 1994.<br>
2. CONTROLLING DIMENSION: INCH.<br>
3. DIMENSION LTO CENTER OF LEADS WHEN<br>
FORMED PARALLEL.<br>
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.



### **PACKAGE DIMENSIONS**



- 
- 
- 
- NOTES:<br>
1. DIMENSIONS ARE IN MILLIMETERS.<br>
2. INTERPRET DIMENSIONS AND TOLERANCES<br>
2. INTERPAET DIMENSIONS AND TOLERANCES<br>
3. DIMENSIONS D AND E DO NOT INLCUDE MOLD<br>
PROTRUSION.<br>
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.<br> CONDITION.



**ON Semiconductor** and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### **PUBLICATION ORDERING INFORMATION**

#### **Literature Fulfillment**:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada

**Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

**N. American Technical Support**: 800−282−9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 **Phone**: 81−3−5773−3850

**ON Semiconductor Website**: http://onsemi.com

For additional information, please contact your local Sales Representative.