USB Positive Overvoltage Protection Controller with Internal PMOS FET and Overcurrent Protection

The NCP361 disconnects systems at its output when wrong VBUS operating conditions are detected at its input. The system is positive over-voltage protected up to +20 V.

Thanks to an integrated PMOS FET, no external device is necessary, reducing the system cost and the PCB area of the application board.

The NCP361 is able to instantaneously disconnect the output from the input if the input voltage exceeds the overvoltage threshold (5.675 V). Thanks to an overcurrent protection, the integrated PMOS is turning off when the charge current exceeds current limit (see options in ordering information).

The NCP361 provides a negative going flag (FLAG) output, which alerts the system that voltage, current or overtemperature faults have occurred.

In addition, the device has ESD-protected input (15 kV Air) when bypassed with a 1 μF or larger capacitor.

Features

- Overvoltage Protection up to 20 V
- On-chip PMOS Transistor
- Overvoltage Lockout (OVLO)
- Undervoltage Lockout (UVLO)
- Overcurrent Protection
- Alert FLAG Output
- EN Enable Pin
- Thermal Shutdown
- Compliance to IEC61000-4-2 (Level 4)
 8 kV (Contact)
 15 kV (Air)
- ESD Ratings: Machine Model = B Human Body Model = 2
- 6 Leads UDFN 2x2 mm Package
- 5 Leads TSOP-5 3x3 mm Package
- This is a Pb-Free Device

Applications

- USB Devices
- Mobile Phones
- Peripheral
- Personal Digital Applications
- MP3 Players
- Set Top Boxes



ON Semiconductor®

http://onsemi.com



6 PIN UDFN CASE 517AB



TSOP-5 CASE 483

xxx







= Specific Device Code


M = Date Code


A = Assembly Location

Y = Year W = Work Week • = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

1




Figure 1. Typical Application Circuit (UDFN Pinout)




Figure 2. Functional Block Diagram

PIN FUNCTION DESCRIPTION (UDFN Package)

Pin No.	Name	Туре	Description
1	ĒN	INPUT	Enable Pin. The device enters in shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input. To allow normal functionality, the $\overline{\text{EN}}$ pin shall be connected to GND or to a I/O pin. This pin does not have an impact on the fault detection.
2	GND	POWER	Ground
3	IN	POWER	Input Voltage Pin. This pin is connected to the VBUS. A 1 μF low ESR ceramic capacitor, or larger, must be connected between this pin and GND.
4, 5	OUT	OUTPUT	Output Voltage Pin. The output is disconnected from the VBUS power supply when the input voltage is above OVLO threshold or below UVLO threshold. A 1 μ F capacitor must be connected to these pins. The two OUT pins must be hardwired to common supply.
6	FLAG	OUTPUT	Fault Indication Pin. This pin allows an external system to detect a fault on VBUS pin. The FLAG pin goes low when input voltage exceeds OVLO threshold. Since the FLAG pin is open drain functionality, an external pull up resistor to V _{CC} must be added.

PIN FUNCTION DESCRIPTION (TSOP-5 Package)

Pin No.	Name	Туре	Description	
1	IN	POWER	Input Voltage Pin. This pin is connected to the VBUS. A 1 μ F low ESR ceramic capacitor, or larger, must be connected between this pin and GND.	
2	GND	POWER	Ground	
3	ĒN	INPUT	Enable Pin. The device enters in shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input. To allow normal functionality, the $\overline{\text{EN}}$ pin shall be connected to GND or to a I/O pin. This pin does not have an impact on the fault detection.	
4	FLAG	OUTPUT	Fault Indication Pin. This pin allows an external system to detect a fault on VBUS pin. The FLAG goes low when input voltage exceeds OVLO threshold. Since the FLAG pin is open drain function an external pull up resistor to V _{CC} must be added.	
5	OUT	OUTPUT	Output Voltage Pin. The output is disconnected from the VBUS power supply when the input voltage is above OVLO threshold or below UVLO threshold. A 1 μ F capacitor must be connected to this pin.	

NOTE: Pin out provided for concept purpose only and might change in the final product

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Minimum Voltage (IN to GND)	Vmin _{in}	-0.3	V
Minimum Voltage (All others to GND)	Vmin	-0.3	V
Maximum Voltage (IN to GND)	Vmax _{in}	21	V
Maximum Voltage (All others to GND)	Vmax	7.0	V
Maximum DC Current from Vin to Vout (PMOS) (Note 1)	Imax	600	mA
Thermal Resistance, Junction-to-Air TSOP-5 UDFN	$R_{ heta JA}$	305 240	°C/W
Operating Ambient Temperature Range	T _A	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Junction Operating Temperature	TJ	150	°C
ESD Withstand Voltage (IEC 61000-4-2) Human Body Model (HBM), Model = 2 (Note 2) Machine Model (MM) Model = B (Note 3)	Vesd	15 Air, 8.0 Contact 2000 200	kV V V
Moisture Sensitivity	MSL	Level 1	_


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- With minimum PCB area. By decreasing R_{θ,JA}, the current capability increases. See PCB recommendation page 9.
 Human Body Model, 100 pF discharged through a 1.5 kΩ resistor following specification JESD22/A114.
 Machine Model, 200 pF discharged through all pins following specification JESD22/A115.

ELECTRICAL CHARACTERISTICS

 $(Min/Max\,limits\,values\,(-40^{\circ}C < T_{A} < +85^{\circ}C)\,\,and\,\,V_{in} = +5.0\,\,V.\,\,Typical\,\,values\,\,are\,\,T_{A} = +25^{\circ}C,\,unless\,\,otherwise\,\,noted.)$

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{in}		1.2		20	V
Undervoltage Lockout Threshold	UVLO	V _{in} falls down UVLO threshold	2.85	3.0	3.15	V
Uvervoltage Lockout Hysteresis	UVLO _{hyst}		50	70	90	mV
Overvoltage Lockout Threshold	OVLO	V _{in} rises up OVLO threshold	5.43	5.675	5.9	V
Overvoltage Lockout Hysteresis	OVLO _{hyst}		50	100	125	mV
V _{in} versus V _{out} Dopout	V_{drop}	V _{in} = 5 V, I charge = 500 mA		150	200	mV
Overcurrent Limit	I _{lim}	V _{in} = 5 V	550	750	950	mA
Supply Quiescent Current	ldd	No Load, V _{in} = 5.25 V		20	35	μΑ
Standby Current	I _{std}	V _{in} = 5 V, EN = 1.2 V		26	37	μΑ
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20 V, V _{GS} = 0 V		0.08		μΑ
FLAG Output Low Voltage	Vol _{flag}	V _{in} > OVLO Sink 1 mA on FLAG pin			400	mV
FLAG Leakage Current	FLAG _{leak}	FLAG level = 5 V		5.0		nA
EN Voltage High	V _{ih}	V _{in} from 3.3 V to 5.5 V	1.2			V
EN Voltage Low	V _{il}	V _{in} from 3.3 V to 5.5 V			0.55	V
EN Leakage Current	EN _{leak}	EN = 5.5 V or GND		170		nA
TIMINGS						
Start Up Delay	t _{on}	From V _{in} > UVLO to V _{out} = 0.8xV _{in} , See Fig 3 & 9		4.0	15	ms
FLAG going up Delay	t _{start}	From V _{in} > UVLO to FLAG = 1.2 V, See Fig 3 & 10		3.0		μs
Output Turn Off Time	t _{off}	From V_{in} > OVLO to V_{out} \leq 0.3 V, See Fig 4 & 11 V_{in} increasing from 5 V to 8 V at 3 V/ μ s. No output capacitor.		0.7	1.5	μs
Alert Delay	t _{stop}	From V_{in} > OVLO to FLAG \leq 0.4 V, See Fig 4 & 12 V_{in} increasing from 5 V to 8 V at 3 V/ μ s		1.0		μs
Disable Time	t _{dis}	From $\overline{\text{EN}}$ 0.4 to 1.2V to $V_{out} \le$ 0.3 V, See Fig 5 & 13 $V_{in} = 4.75 \text{ V.}$ No output capacitor.		3.0		μs
Thermal Shutdown Temperature	T _{sd}			150		°C
Thermal Shutdown Hysteresis	T _{sdhyst}			30		°C






Figure 3. Start Up Sequence

Figure 4. Shutdown on Over Voltage Detection




Figure 5. Disable on $\overline{EN} = 1$




Figure 6. \overline{FLAG} Response with $\overline{EN} = 1$




Figure 7.




Figure 8.

TYPICAL OPERATING CHARACTERISTICS




Figure 9. Start Up. Vin=Ch1, Vout=Ch2




Figure 10. FLAG Going Up Delay. Vin=Ch1, FL:AG=Ch3




Figure 11. Output Turn Off time. Vin=Ch1, Vout=Ch2




Figure 12. Alert Delay. Vout=Ch1, FLAG=Ch3




Figure 13. Disable Time. EN=Ch4, Vin=Ch1, Vout=Ch2




Figure 14. Thermal Shutdown. Vin=Ch1, Vout=Ch2, FLAG=Ch3

TYPICAL OPERATING CHARACTERISTICS





Figure 15. R_{DS(on)} vs. Temperature (Load = 500 mA)

Figure 16. Output Short Circuit






Figure 17. Quiescent Current vs. Input Voltage

Figure 18. Overcurrent Protection Threshold vs. Temperature




Figure 19. Overcurrent Protection Threshold vs. Input Voltage

Operation

NCP361 provides overvoltage protection for positive voltage, up to 20 V. A PMOS FET protects the systems (i.e.: VBUS) connected on the V_{out} pin, against positive overvoltage. The Output follows the VBUS level until OVLO threshold is overtaken.

Undervoltage Lockout (UVLO)

To ensure proper operation under any conditions, the device has a built–in undervoltage lock out (UVLO) circuit. During V_{in} positive going slope, the output remains disconnected from input until V_{in} voltage is above 3.0 V nominal. The \overline{FLAGV} output is pulled to low as long as V_{in} does not reach UVLO threshold. This circuit has a 70 mV hysteresis to provide noise immunity to transient condition.




Figure 20. Output Characteristic vs. V_{in}

Overvoltage Lockout (OVLO)

To protect connected systems on V_{out} pin from overvoltage, the device has a built-in overvoltage lock out (OVLO) circuit. During overvoltage condition, the output remains disabled until the input voltage exceeds 6.0 V.

 \overline{FLAG} output is tied to low until V_{in} is higher than OVLO. This circuit has a 100 mV hysteresis to provide noise immunity to transient conditions.

Overcurrent Protection (OCP)

The NCP361 integrates overcurrent protection to prevent system/battery overload or defect. The current limit threshold is internally set at 750 mA. This value can be changed from 150 mA to 750 mA by a metal tweak, please contact your ON Semiconductor representative for availability. During current fault, the internal PMOS FET is automatically turned off (5 µs) if the charge current exceeds I_{lim}. NCP361 goes into turn on and turn off mode as long as defect is present. The internal ton delay (4 ms typical) allows limiting thermal dissipation. The Flag pin goes to low level when an overcurrent fault appears. That allows the microcontroller to count defect events and turns off the PMOS with EN pin.




Figure 21. Overcurrent Event Example

FLAG Output

NCP361 provides a FLAG output, which alerts external systems that a fault has occurred.

This pin is tied to low as soon as: 1.2 V < V_{in} < UVLO, V_{in} > OVLO, I_{charge} > I_{limit}, T_J > 150°C. When NCP361 recovers normal condition, \overline{FLAG} is held high. The pin is an open drain output, thus a pull up resistor (typically 1 M Ω – Minimum 10 k Ω) must be provided to V_{CC}. \overline{FLAG} pin is an open drain output.

EN Input

To enable normal operation, the \overline{EN} pin shall be forced to low or connected to ground. A <u>high</u> level on the pin disconnects OUT pin from IN pin. \overline{EN} does not overdrive an OVLO or UVLO fault.

Internal PMOS FET

The NCP361 includes an internal PMOS FET to protect the systems, connected on OUT pin, from positive overvoltage. Regarding electrical characteristics, the $R_{DS(on)}$, during normal operation, will create low losses on V_{out} pin, characterized by V_{in} versus V_{out} dropout.

ESD Tests

The NCP361 fully supports the IEC61000–4–2, level 4 (Input pin, 1 μ F mounted on board). That means, in Air condition, V_{in} has a $\pm 15~kV$ ESD protected input. In Contact condition, V_{in} has $\pm 8~kV$ ESD protected input. Please refer to Figure 22 to see the IEC61000–4–2 electrostatic discharge waveform.




Figure 22.

PCB Recommendations

The NCP361 integrates a 500 mA rated PMOS FET, and the PCB rules must be respected to properly evacuate the heat out of the silicon. The UDFN PAD1 must be connected to ground plane to increase the heat transfer if necessary from an application standpoint. Of course, in any case, this pad shall be not connected to any other potential.

By increasing PCB area, the $R_{\theta JA}$ of the package can be decreased, allowing higher charge current to fill the battery.

Taking into account that internal bondings (wires between package and silicon) can handle up to 1 A (higher than thermal capability), the following calculation shows

two different example of current capability, depending on PCB area:

- With 305°C/W (without PCB area), allowing DC current is 500 mA
- With 260°C/W (200 mm²), the charge DC current allows with a 85°C ambient temperature is:

 $I = \sqrt{(T_J - T_A)/(R_{\theta JA} \times R_{DSON})}$

I = 625 mA

In every case, we recommend to make thermal measurement on final application board to make sure of the final Thermal Resistance.




Figure 23. Thermal Resistance of UDFN 2x2 and TSOP Packages as a Function of PCB Area and Thickness


ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NCP361MUTBG	AD	UDFN6 (Pb-Free)	3000 / Tape & Reel
NCP361SNT1G	ACD TS (Pb		3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SELECTION GUIDE

The NCP361 can be available in several undervoltage and overvoltage thresholds versions. Part number is designated as follows:




Code	Contents
а	Overcurrent Threshold -: 750 mA
b	Package MU: UDFN SN: TSOP-5
С	UVLO Typical Threshold -: 3.00 V
d	OVLO Typical Threshold -: 5.675 V
е	Tape & Reel Type B: = 3000 1: = 3000

NOTE: Additional current limit, UVLO and OVLO can be available.

Please contact your ON Semiconductor representative for availability.

PACKAGE DIMENSIONS


UDFN6 2x2, 0.65P CASE 517AB-01 ISSUE B



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.127 REF		
b	0.25	0.35	
D	2.00 BSC		
D2	1.50	1.70	
E 2.00 E) BSC	
E2	0.80	1.00	
е	0.65 BSC		
K	0.20		
L	0.25	0.35	


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSOP-5 CASE 483-02 ISSUE G




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES
 LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS
- OF BASE MATERIAL.
 DIMENSIONS A AND B DO NOT INCLUDE
 MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

	MILLIMETERS		
DIM	MIN	MAX	
Α	3.00	BSC	
В	1.50	BSC	
С	0.90	1.10	
D	0.25	0.50	
G	0.95 BSC		
Н	0.01	0.10	
J	0.10	0.26	
K	0.20	0.60	
L	1.25	1.55	
М	0 °	10°	
s	2.50	3.00	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative