



# IS42S32160C

## 16Mx32

## 512Mb SYNCHRONOUS DRAM

SEPTEMBER 2008

### FEATURES:

- Clock frequency: 166, 133 MHz
- Fully synchronous operation
- Internal pipelined architecture
- Programmable Mode
  - CAS# Latency: 2 or 3
  - Burst Length: 1, 2, 4, 8, or full page
  - Burst Type: interleaved or linear
- Power supply  $V_{DD}/V_{DDQ}$   
+3.3V  $\pm$  0.3V
- LVTTL interface
- Auto Refresh and Self Refresh
- Individual byte controlled by DQM0-3

### OPTIONS:

- Die revision: C
- Configuration(s): 16Mx32
- Package(s): 90 Ball BGA (8x13mm)
- Lead-free package available
- Temperature Range: Commercial and Industrial

### DESCRIPTION:

The ISSI's IS42S32160C is a 512Mb Synchronous DRAM configured as a quad 4M x32 DRAM. It achieves high-speed data transfer using a pipeline architecture with a synchronous interface. All inputs and outputs signals are registered on the rising edge of the clock input, CLK. The 512Mb SDRAM is internally configured by stacking two 256MB, 16Mx16 devices. Each of the 4M x32 banks is organized as 8192 rows by 512 columns by 32 bits.

### KEY TIMING PARAMETERS


Parameter	-6	-75	Unit
Clk Cycle Time			
CAS Latency = 2	10	10	ns
CAS Latency = 3	6.0	7.5	ns
Clk Frequency			
CAS Latency = 2	100	100	MHz
CAS Latency = 3	166	133	MHz
Access Time from Clock			
CAS Latency = 2	6.5	6.5	ns
CAS Latency = 3	5.4	6	ns

### ADDRESS TABLE


Parameter	16Mx32
Configuration	4M x 32 x 4 banks
Bank Address Pins	BA0, BA1
Autoprecharge Pins	A10/AP
Row Addresses	A0 – A12
Column Addresses	A0 – A8
Refresh Count	8192 / 64ms

Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

**FUNCTIONAL BLOCK DIAGRAM 16Mb $\times$ 16 SDRAM**



**FUNCTIONAL BLOCK DIAGRAM 16Mb $\times$ 32 SDRAM**




## PIN DESCRIPTIONS

Symbol	Type	Description
CLK	Input	<b>Clock:</b> CLK is driven by the system clock.All SDRAM input signals are sampled on the positive edge of CLK.CLK also increments the internal burst counter and controls the output registers.
CKE	Input	<b>Clock Enable:</b> CKE activates(HIGH)and deactivates(LOW) the CLK signal.If CKE goes low synchronously with clock(set-up and hold time same as other inputs),the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low.When all banks are in the idle state,deactivating the clock controls the entry to the Power Down and Self Refresh modes.CKE is synchronous except after the device enters Power Down and Self Refresh modes,where CKE becomes asynchronous until exiting the same mode. The input buffers,including CLK,are disabled during Power Down and Self Refresh modes,providing low standby power.
BS0,BS1	Input	<b>Bank Select:</b> BS0 and BS1 defines to which bank the BankActivate,Read,Write,or BankPrecharge command is being applied.
A0-A12	Input	<b>Address Inputs:</b> A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A8 with A10 defining Auto Precharge) to select one location in the respective bank.During a Precharge command,A10 is sampled to determine if all banks are to be precharged (A10 =HIGH).  The address inputs also provide the op-code during a Mode Register Set .
CS#	Input	<b>Chip Select:</b> CS# enables (sampled LOW) and disables (sampled HIGH) the command decoder.All commands are masked when CS# is sampled HIGH.CS#provides for external bank selection on systems with multiple banks.It is considered part of the command code.
RAS#	Input	<b>Row Address Strobe:</b> The RAS# signal defines the operation commands in conjunction with the CAS# and WE# signals and is latched at the positive edges of CLK.When RAS# and CS# are asserted "LOW"and CAS# is asserted "HIGH,"either the BankActivate command or the Precharge command is selected by the WE#signal.When the WE#is asserted "HIGH,"the BankActivate command is selected and the bank designated by BS is turned on to the active state.When the WE# is asserted "LOW,"the Precharge command is selected and the bank designated by BS is switched to the idle state after the precharge operation.
CAS#	Input	<b>Column Address Strobe:</b> The CAS# signal defines the operation commands in conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is held "HIGH"and CS#is asserted "LOW,"the column access is started by asserting CAS#"LOW."Then, the Read or Write command is selected by asserting WE# "LOW"or "HIGH."
WE#	Input	<b>Write Enable:</b> The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK.The WE# input is used to select the BankActivate or Precharge command and Read or Write command.
DQM0-3	Input	<b>Data Input/Output Mask:</b> DQM0-DQM3 are byte specific, nonpersistent I/O buffer controls. The I/O buffers are placed in a high-z state when DQM is sampled HIGH.Input data is masked when DQM is sampled HIGH during a write cycle.Output data is masked (two-clock latency) when DQM is sampled HIGH during a read cycle. DQM3 masks DQ31-DQ24, DQM2 masks DQ23-DQ16, DQM1 masks DQ15-DQ8, and DQM0 masks DQ7-DQ0.
DQ0-31	Input/ Output	<b>Data I/O:</b> The DQ0-31 input and output data are synchronized with the positive edge of CLK. The I/Os are byte-maskable during Reads and Writes.

## PIN CONFIGURATION

PACKAGE CODE: B 90 BALL FBGA (Top View) (8.00 mm x 13.00 mm Body, 0.8 mm Ball Pitch)



## PIN DESCRIPTIONS

A0-A12	Row Address Input	$\overline{WE}$	Write Enable
A0-A8	Column Address Input	DQM0-DQM3	x32 Input/Output Mask
BA0, BA1	Bank Select Address	VDD	Power
DQ0 to DQ31	Data I/O	VSS	Ground
CLK	System Clock Input	VDDQ	Power Supply for I/O Pin
CKE	Clock Enable	VSSQ	Ground for I/O Pin
$\overline{CS}$	Chip Select	NC	No Connection
$\overline{RAS}$	Row Address Strobe Command		
$\overline{CAS}$	Column Address Strobe Command		

## OPERATION MODE

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Truth table shows the operation commands.

### Truth Table <sup>(1),(2)</sup>

Command	State	CKEn-1	CKE	DQM <sup>(6)</sup>	BS0,1	A10	A12, A11 A9-0	CS#	RAS#	CAS#	WE#
BankActivate	Idle <sup>(3)</sup>	H	X	X	V	Row address		L	L	H	H
BankPrecharge	Any	H	X	X	V	L	X	L	L	H	L
PrechargeAll	Any	H	X	X	X	H	X	L	L	H	L
Write	Active <sup>(3)</sup>	H	X	X	V	L	Column address (A0 ~A8)	L	H	L	L
Write and Auto Precharge	Active <sup>(3)</sup>	H	X	X	V	H		L	H	L	L
Read	Active <sup>(3)</sup>	H	X	X	V	L	Column address (A0 ~A8)	L	H	L	H
Read and Autoprecharge	Active <sup>(3)</sup>	H	X	X	V	H		L	H	L	H
Mode Register	Set Idle	H	X	X		OP code		L	L	L	L
No-Operation	Any	H	X	X	X	X	X	L	H	H	H
Burst Stop	Active <sup>(4)</sup>	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
AutoRefresh	Idle	H	H	X	X	X	X	L	L	L	H
SelfRefresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
SelfRefresh Exit	Idle	L	H	X	X	X	X	H	X	X	X
	(SelfRefresh)							L	H	H	H
Clock Suspend Mode Entry	Active	H	L	X	X	X	X	X	X	X	X
Power Down Mode Entry	Any <sup>(5)</sup>	H	L	X	X	X	X	H	X	X	X
								L	H	H	H
Clock Suspend Mode Exit	Active	L	H	X	X	X	X	X	X	X	X
Power Down Mode Exit	Any	L	H	X	X	X	X	H	X	X	X
	(PowerDown)							L	H	H	H
Data Write/Output Enable	Active	H	X	L	X	X	X	X	X	X	X
Data Mask/Output Disable	Active	H	X	H	X	X	X	X	X	X	X

Note:


1. V =Valid,X =Don 't care,L =Logic low,H =Logic high
2. CKEn signal is input level when commands are provided.  
CKEn-1 signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BS signal.
4. Device state is 1,2,4,8,and full page burst operation.
5. Power Down Mode can not enter in the burst operation.  
When this command is asserted in the burst cycle,device state is clock suspend mode.
6. DQM0-3

## Commands

### 1 BankActivate

(RAS#="L", CAS#="H", WE#="H", BS =Bank, A0-A12 =Row Address)

The BankActivate command activates the idle bank designated by the BS0,1 (Bank Select) signal. By latching the row address on A0 to A12 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of  $t_{RCD}$ (min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by  $t_{RC}$ (min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the four banks.  $t_{RRD}$ (min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.



### 2 BankPrecharge command

(RAS#="L", CAS#="H", WE#="L", BS =Bank, A10 ="L")

The BankPrecharge command precharges the bank designated by BS0,1 signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after  $t_{RAS}$ (min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by  $t_{RAS}$ (max.). Therefore, the precharge function must be performed in any active bank within  $t_{RAS}$ (max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

### 3 PrechargeAll command


(RAS#="L", CAS#="H", WE#="L", BS =Don t care, A10 ="H")

The Precharge All command precharges all the four banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

### 4 Read command


(RAS#="H", CAS#="L", WE#="H", BS =Bank, A10 ="L", A0-A8 =Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least tRCD(min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS# latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS# latency are determined by the mode register which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).



### Burst Read Operation(Burst Length =4,CAS#Latency =2,3)


The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).




**Read Interrupted by a Read (Burst Length =4,CAS#Latency =2,3)**

The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.






**Read to Write Interval (Burst Length = 4,CAS# Latency =3)**




**Read to Write Interval (Burst Length = 4,CAS# Latency =2)**



**Read to Write Interval (Burst Length = 4,CAS# Latency =2)**

A read burst without the auto precharge function may be interrupted by a BankPrecharge/PrechargeAll command to the same bank. The Figure "Read to Precharge" shows the optimum time that BankPrecharge/PrechargeAll command is issued in different CAS# latency.




**Read to Precharge (CAS#Latency =2,3)**

**5 Write command**


(RAS#="H", CAS#="L", WE#="L", BS =Bank, A10 ="L", A0-A8 =Column Address)

The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least tRCD(min.) before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to Figure "Burst Write Operation"). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




**Burst Write Operation (Burst Length =4,CAS# Latency =2,3)**

A write burst without the AutoPrecharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the Figure "Write Interrupted by a Write").




### Write Interrupted by a Write (Burst Length =4, CAS# Latency =2,3)

The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to Figure "Write Interrupted by a Read"). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.



### Write Interrupted by a Read (Burst Length =4, CAS# Latency =2,3)


The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued  $m$  cycles after the clock edge in which the last data-in element is registered, where  $m$  equals  $t_{WR}/t_{CK}$  rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the Figure "Write to Precharge").



□ : don't care

**Note:** The DQMs can remain low in this example if the length of the write burst is 1 or 2.

### Write to Precharge




### Read to Precharge (CAS#Latency =2,3)

#### 5 Write command

(RAS#="H", CAS#="L", WE#="L", BS =Bank, A10 ="L", A0-A8 =Column Address)

The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least  $t_{RCD}(\text{min.})$  before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to Figure "Burst Write Operation"). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




### Burst Write Operation (Burst Length =4,CAS# Latency =2,3)

A write burst without the AutoPrecharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the Figure "Write Interrupted by a Write").

### (iii) WRITE with Auto Precharge Interrupted by a READ

Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after  $t_{WR}$  is met, where  $t_{WR}$  begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.

#### WRITE With Auto Precharge Interrupted by a READ




NOTE: 1. DQM is LOW.

DON'T CARE

### (iv) WRITE with Auto Precharge Interrupted by a WRITE

Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a WRITE on bank n when registered. The PRECHARGE to bank n will begin after  $t_{WR}$  is met, where  $t_{WR}$  begins when the WRITE to bank m is registered. The last valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank m.

#### WRITE With Auto Precharge Interrupted by a WRITE




NOTE: 1. DQM is LOW.

DON'T CARE

**7 Mode Register Set command**

(RAS# = "L", CAS# = "L", WE# = "L", BS0,1 and A12-A0 = Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins BS0,1 and A0-A12 in the same cycle is the data written to the mode register. One clock cycle is required to complete the write in the mode register (refer to Figure "Mode Register Set Cycle"). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.



**Mode Register Set Cycle**

The mode register is divided into various fields depending on functionality.

Address	BS0,1	A12-A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	RFU*		WBL	Test Mode		CAS Latency			BT	Burst Length		

\*Note:RFU (Reserved for future use)should stay 0 during MRS cycle.

### Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Full Page

### Burst Type Field (A3)

The Burst Type can be one of two modes,Interleave Mode or Sequential Mode.

A3	Burst Type
0	Sequential
1	Interleave

- Addressing Sequence of Sequential Mode

An internal column address is performed by increasing the address from the column address which is input to the device.The internal column address is varied by the Burst Length as shown in the following table. When the value of column address,(n +m),in the table is larger than 255, only the least significant 8 bits are effective.

Data n	0	1	2	3	4	5	6	7	-	255	256	257	-
Column Address	n	n+1	n+2	n+3	n+4	n+5	n+6	n+7	-	n+255	n	n+1	-
Burst Length	2 words:												
	4 words:												
	8 words:												
	Full Page: Column address is repeated until terminated.												

- Addressing Sequence of Interleave Mode

A column access is started in the input column address and is performed by inverting the address bits in the sequence shown in the following table.

Data n	Column Address										Burst Length	
Data 0	A8	A7	A6	A5	A4	A3	A2	A1	A0	4 words	8 words	
Data 1	A8	A7	A6	A5	A4	A3	A2	A1	A0#			
Data 2	A8	A7	A6	A5	A4	A3	A2	A1#	A0			
Data 3	A8	A7	A6	A5	A4	A3	A2	A1#	A0#			
Data 4	A8	A7	A6	A5	A4	A3	A2#	A1	A0			
Data 5	A8	A7	A6	A5	A4	A3	A2#	A1	A0#			
Data 6	A8	A7	A6	A5	A4	A3	A2#	A1#	A0			
Data 7	A8	A7	A6	A5	A4	A3	A2#	A1#	A0#			

### CAS# Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS# Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field.

$$t_{CAC}(\min) \leq \text{CAS\# Latency} \times t_{CK}$$

A6	A5	A4	CAS#Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	X	X	Reserved



### Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to “00” in normal operation.

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	X	Vendor Use Only

### Write Burst Length (A9)

This bit is used to select the burst write length.

A9	Write Burst Length
0	Burst
1	Single Bit

### 8 No-Operation command


(RAS# = "H", CAS# = "H", WE# = "H")

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.


### 9 Burst Stop command

(RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS# latency (refer to Figure "Termination of a Burst Read Operation"). The termination of a write burst is shown in the Figure "Termination of a Burst Write Operation".



**Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2,3)**



**Termination of a Burst Write Operation (Burst Length = X)**

#### 10 Device Deselect command (CS# ="H")

The Device Deselect command disables the command decoder so that the RAS#,CAS#,WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

#### 11 AutoRefresh command

(RAS# ="L", CAS# ="L", WE# ="H", CKE ="H")

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS#(CBR)Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms (32ms for Industrial grade). The time required to complete the auto refresh operation is specified by tRC(min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, tRP(min), must be met before successive auto refresh operations are performed.

#### 12 SelfRefresh Entry command

(RAS# ="L", CAS# ="L", WE# ="H", CKE ="L")

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).

#### 13 SelfRefresh Exit command

(CKE ="H", CS# ="H" or CKE ="H", RAS# ="H", CAS# ="H", WE# ="H")

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for tRC(min.) because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

#### 14 Clock Suspend Mode Entry /PowerDown Mode Entry command (CKE ="L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended(masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

#### 15 Clock Suspend Mode Exit /PowerDown Mode Exit command

When the internal CLK has been suspended, the operation of the internal CLK is initiated from the subsequent cycle by providing this command (asserting CKE "HIGH"). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. tPDE(min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

#### 16 Data Write /Output Enable, Data Mask /Output Disable command (DQM ="L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameters	Rating	Unit
V <sub>DD</sub>	Supply Voltage (with respect to V <sub>SS</sub> )	-0.5 to +4.6	V
V <sub>DDQ</sub>	Supply Voltage for Output (with respect to V <sub>SSQ</sub> )	-0.5 to +4.6	V
V <sub>I</sub>	Input Voltage (with respect to V <sub>SS</sub> )	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>O</sub>	Output Voltage (with respect to V <sub>SSQ</sub> )	-1.0 to V <sub>DDQ</sub> +0.5	V
I <sub>CS</sub>	Short circuit output current	50	mA
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25 °C)	1	W
T <sub>OPT</sub>	Operating Temperature	Com. Ind.	0 to +70 -40 to +85
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C

### Notes:

- Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## DC RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	3.0	3.3	3.6	V
V <sub>DDQ</sub>	Supply Voltage for DQ	3.0	3.3	3.6	V
V <sub>IH</sub>	High Level Input Voltage (all Inputs)	2.0	—	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Low Level Input Voltage (all Inputs)	-0.3	—	+0.8	V

### Notes:

- All voltages are referenced to V<sub>SS</sub> = 0V
- V<sub>IH</sub>(overshoot): V<sub>IH</sub> (max) = V<sub>DD</sub> + 2V (pulse width ≤ 3ns)
- V<sub>IL</sub>(undershoot): V<sub>IL</sub> (min) = - 2V (pulse width ≤ 3ns)

## CAPACITANCE CHARACTERISTICS

(At T<sub>A</sub> = 0 ~ 70°C, V<sub>DD</sub> = V<sub>DDQ</sub> = 3.3 ± 0.3V, V<sub>SS</sub> = V<sub>SSQ</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Min.	Max.	Unit
C <sub>IN</sub>	Input Capacitance, address & control pin	5.0	7.0	pF
C <sub>CLK</sub>	Input Capacitance, CLK pin	5.0	7.6	pF
C <sub>I/O</sub>	Data Input/Output Capacitance	8	12	pF

### D.C. ELECTRICAL CHARACTERISTICS (RECOMMENDED OPERATING CONDITIONS)

Description/ Test Condition		Symbol	-6	-75	Unit	Note
			Max.			
Operating Current $t_{RC} \geq t_{RC}(\text{min})$ , Outputs Open, Input signal one transition per one cycle	1 bank operation	$I_{DD1}$	300	270	mA	3
	Precharge Standby Current in power down mode $t_{CK} = 15\text{ns}$ , $\text{CKE} \leq V_{IL}(\text{max})$	$I_{DD2P}$	4	4		
Precharge Standby Current in power down mode $t_{CK} = \infty$ , $\text{CKE} \leq V_{IL}(\text{max})$	$I_{DD2PS}$	4	4			
Precharge Standby Current in non-power down mode $\text{CKE} \geq V_{IH}(\text{min})$ , $\text{CS}\# \geq V_{IH}(\text{min})$ , $t_{CK} = 15\text{ns}$	$I_{DD2N}$	60	60			
Precharge Standby Current in non-power down mode $\text{CKE} \geq V_{IH}(\text{min})$ , $\text{CLK} \leq V_{IL}(\text{max})$ , $t_{CK} = \infty$	$I_{DD2NS}$	40	40			
Active Standby Current in power down mode $\text{CKE} \leq V_{IL}(\text{max})$ , $t_{CK} = 15\text{ns}$	$I_{DD3P}$	6	6			
Active Standby Current in power down mode $\text{CKE} \& \text{CLK} \leq V_{IL}(\text{max})$ , $t_{CK} = \infty$	$I_{DD3PS}$	6	6			
Active Standby Current in non-power down mode $\text{CKE} \geq V_{IH}(\text{min})$ , $\text{CS}\# \geq V_{IH}(\text{min})$ , $t_{CK} = 15\text{ns}$	$I_{DD3N}$	80	80			
Active Standby Current in non-power down mode $\text{CKE} \geq V_{IH}(\text{min})$ , $\text{CLK} \leq V_{IL}(\text{max})$ , $t_{CK} = \infty$	$I_{DD3NS}$	50	50			
Operating Current (Burst mode) $t_{CK} = t_{CK}(\text{min})$ , Outputs Open, Multi-bank interleave	$I_{DD4}$	300	260	3, 4		
Refresh Current $t_{RC} \geq t_{RC}(\text{min})$	$I_{DD5}$	360	320	3		
Self Refresh Current $\text{CKE} \leq 0.2\text{V}$	$I_{DD6}$	6	6			

Parameter	Description	Min.	Max.	Unit	Note
$I_{IL}$	Input Leakage Current ( $0\text{V} \leq V_{IN} \leq V_{DD}$ , All other pins not under test = $0\text{V}$ )	- 5	+ 5	$\mu\text{A}$	
$I_{OL}$	Output Leakage Current ( $0\text{V} \leq V_{OUT} \leq V_{DD}$ , DQ disable)	- 5	+ 5	$\mu\text{A}$	
$V_{OH}$	LVTTL Output "H" Level Voltage ( $I_{OUT} = -2\text{mA}$ )	2.4		V	
$V_{OL}$	LVTTL Output "L" Level Voltage ( $I_{OUT} = 2\text{mA}$ )		0.4	V	

**AC ELECTRICAL CHARACTERISTICS (RECOMMENDED OPERATING CONDITIONS)**<sup>5,6,7,8</sup>

Symbol	A.C. Parameter	- 6		- 75		Unit	Note
		Min.	Max.	Min.	Max.		
t <sub>RC</sub>	Row cycle time (same bank)	66		70		ns	9
t <sub>RRD</sub>	Row activate to row activate delay (different banks)	12		15			9
t <sub>RCD</sub>	RAS# to CAS# delay (same bank)	18		20			9
t <sub>RP</sub>	Precharge to refresh/row activate command (same bank)	18		20			9
t <sub>RAS</sub>	Row activate to precharge time (same bank)	42	120K	48	120K		9
t <sub>CK2</sub>	Clock cycle time	CL* = 2		10	10		
t <sub>CK3</sub>		CL* = 3		6	7.5		
t <sub>AC2</sub>	Access time from CLK (positive edge)	CL* = 2		6.5	6.5		9
t <sub>AC3</sub>		CL* = 3		5.4	6		
t <sub>OH</sub>	Data output hold time	2.5		2.5			9
t <sub>CH</sub>	Clock high time	2.75		2.75			10
t <sub>CL</sub>	Clock low time	2.75		2.75			10
t <sub>IS</sub>	Data/Address/Control Input set-up time	2		2			10
t <sub>IH</sub>	Data/Address/Control Input hold time	1		1			10
t <sub>LZ</sub>	Data output low impedance	1		1			9
t <sub>HZ</sub>	Data output high impedance		6		6		8
t <sub>SRX</sub>	Exit SELF REFRESH-to-ACTIVE command	70		70			
t <sub>WR</sub>	Write Recovery Time	2		2			
t <sub>CCD</sub>	CAS# to CAS# Delay time	1		1		CLK	
t <sub>MRS</sub>	Mode Register Set cycle time	2		2			


\* CL is CAS# Latency.

**Note:**

1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V<sub>SS</sub>.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t<sub>CK</sub> and t<sub>RC</sub>. Input signals are changed one time during t<sub>CK</sub>.
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
6. A.C. Test Conditions

### LVTTL Interface

Reference Level of Output Signals	1.4V /1.4V
Output Load	Reference to the Under Output Load
Input Signal Levels	2.4V /0.4V
Transition Time (Rise and Fall)of Input Signals	1ns
Reference Level of Input Signals	1.4V




LVTTL A.C. Test Load


7. Transition times are measured between VIH and VIL. Transition (rise and fall) of input signals are in a fixed slope (1 ns).
8. tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
9. If clock rising time is longer than 1 ns,  $(t_R / 2 - 0.5)ns$  should be added to the parameter.
10. Assumed input rise and fall time  $t_T$  ( $t_R$  &  $t_F$ ) = 1 ns  
If  $t_R$  or  $t_F$  is longer than 1 ns, transient time compensation should be considered, i.e.,  $[(t_r + t_f) / 2 - 1] ns$  should be added to the parameter.
11. Power up Sequence  
Power up must be performed in the following sequence.
  - (i) Power must be applied to VDD and VDDQ (simultaneously) when all input signals are held "NOP" state and both CKE = "H" and DQM = "H." The CLK signals must be started at the same time
  - (ii) After power-up, a pause of 200 $\mu$  seconds minimum is required. Then, it is recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
  - (iii) All banks must be precharged.
  - (iv) Mode Register Set command must be asserted to initialize the Mode register.
  - (v) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.

# Timing Waveforms

## AC Parameters for Write Timing (Burst Length=4, CAS# Latency=2)




AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)







## Auto Refresh (CBR)(Burst Length=4, CAS# Latency=2)



Power on Sequence and Auto Refresh (CBR)



## Self Refresh Entry & Exit Cycle




### Note: To Enter SelfRefresh Mode

1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in SelfRefresh mode as long as CKE stays "low".  
Once the device enters SelfRefresh mode, minimum  $t_{RAS}$  is required before exit from SelfRefresh.

### To Exit SelfRefresh Mode


1. System clock restart and be stable before returning CKE high.
2. Enable CKE and CKE should be set high for minimum time of  $t_{SRX}$ .
3. CS# starts from high.
4. Minimum  $t_{RC}$  is required after CKE going high to complete SelfRefresh exit.
5. 8192 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.

**Clock Suspension During Burst Read (Using CKE) (Burst Length=4, CAS# Latency=2)**




**Note:**CKE to CLK disable/enable =1 clock

**Clock Suspension During Burst Read (Using CKE) (Burst Length=4, CAS# Latency=3)**




**Note:**CKE to CLK disable/enable =1 clock

**Clock Suspension During Burst Write (Using CKE) (Burst Length=4, CAS# Latency=2)**




Note: CKE to CLK disable/enable = 1 clock

## Clock Suspension During Burst Write (Using CKE) (Burst Length=4, CAS# Latency=3)




Note: CKE to CLK disable/enable = 1 clock

**Power Down Mode and Clock Mask (Burst Length=4, CAS# Latency=2)**







Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=2)




**Random Column Read (Page within same Bank) (Burst Length=4, CAS# Latency=3)**




Random Column Write (Page within same Bank) (Burst Length=4, CAS# Latency=2)




**Random Column Write (Page within same Bank) (Burst Length=4, CAS# Latency=3)**



## Random Row Read (Interleaving Banks) (Burst Length=8, CAS# Latency=3)




Random Row Write (Interleaving Banks) (Burst Length=8, CAS# Latency=2)




\*  $t_{WR} > t_{WR(min.)}$

## Random Row Write (Interleaving Banks) (Burst Length=8, CAS# Latency=3)



\*  $t_{WR} > t_{WR}(\text{min.})$


Random Row Write (Interleaving Banks) (Burst Length=8, CAS# Latency=2)




\*  $t_{WR} > t_{WR(min.)}$




Read and Write Cycle (Burst Length=4, CAS# Latency=3)




**Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)**




## Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)




**Interleaved Column Write Cycle (Burst Length=4, CAS# Latency=2)**




## Interleaved Column Write Cycle (Burst Length=4, CAS# Latency=3)




**Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)**



## Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)




**Auto Precharge after Write Burst (Burst Length=4, CAS# Latency=2)**







## Auto Precharge after Write Burst (Burst Length=4, CAS# Latency=3)




Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)




## Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)




Full Page Write Cycle (Burst Length=Full Page, CAS# Latency=2)




## Full Page Write Cycle (Burst Length=Full Page, CAS# Latency=3)




Byte Write Operation (Burst Length=4, CAS# Latency=2)



## Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)




Full Page Random Column Write (Burst Length=Full Page, CAS# Latency=2)






## Precharge Termination of a Burst (Burst Length=8 or Full Page, CAS# Latency=2)



**Precharge Termination of a Burst (Burst Length=4,8 or Full Page, CAS# Latency=3)**



## IS42S32160C

---

### ORDERING INFORMATION - $V_{DD} = 3.3V$

#### Commercial Range: 0°C to 70°C

Frequency	Speed (ns)	Order Part No.	Package
133 MHz	7.5	IS42S32160C-75BL	8x13mm BGA, Lead-free
166 MHz	6.0	IS42S32160C-6BL	8x13mm BGA, Lead-free

#### Industrial Range: -40°C to 85°C

Frequency	Speed (ns)	Order Part No.	Package
133 MHz	7.5	IS42S32160C-75BLI	8x13mm BGA, Lead-free
166 MHz	6.0	IS42S32160C-6BLI	8x13mm BGA, Lead-free

Please contact Product Manager for leaded part support

**Mini Ball Grid Array**  
**Package Code: B (90-Ball)**

