2.5V Drive Pch+Pch MOS FET

QS6J3

Structure

Silicon P-channel MOS FET

Features

- 1) Two Pch MOS FET transistors in a single TSMT6 package.
- 2) Low on-state resistance with a fast switching.
- 3) Low voltage drive (2.5V).


Applications

Switching


Packaging specifications

	Package	Taping
Туре	Code	TR
	Basic ordering unit (pieces)	3000
QS6J3		0

●External dimensions (Unit : mm)



●Inner circuit



● Absolute maximum ratings (Ta=25°C)

<It is the same ratings for Tr1 and Tr2 >

Parameter		Symbol	Limits	Unit	
Drain-source voltage		V_{DSS}	-20	V	
Gate-source voltage		V _{GSS}	±12	V	
Drain augrant	Continuous	ID	±1.5	A	
Drain current	Pulsed	I _{DP} *1	±6.0	Α	
Source current (Body diode)	Continuous	ls *1	-0.75	Α	
	Pulsed	I _{SP}	-6.0	Α	
Total power dissipation		*2 Pp	1.25	W / TOTAL	
		FD	0.9	W / ELEMENT	
Channel temperature		Tch	150	°C	
Range of Storage temperature		Tstg	-55 to +150	°C	

^{*1} Pw≤10µs, Duty cycle≤1% *2 Mounted on a ceramic board

Thermal resistance

Parameter	Symbol	Limits	Unit		
Channel to ambient	Rth (ch-a)*	100	°C / W / TOTAL		
Channel to ambient	Kill (CII-a)	139	°C / W / TOTAL		

^{*} Mounted on a ceramic board

●Electrical characteristics (Ta=25°C)

<It is the same characteristics for Tr1 and Tr2. MOS FET>

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Gate-source leakage	I _{GSS}	_	_	±10	μΑ	V _{GS} =±12V, V _{DS} =0V	
Drain-source breakdown voltage	V _(BR) DSS	-20	-	_	V	I _D = -1mA, V _G S=0V	
Zero gate voltage drain current	IDSS	-	-	-1	μΑ	V _{DS} = -20V, V _{GS} =0V	
Gate threshold voltage	V _{GS (th)}	-0.7	_	-2.0	V	$V_{DS} = -10V, I_{D} = -1mA$	
Static drain-source on-state resistance	R _{DS} (on)*	_	155	215	mΩ	I _D = -1.5A, V _G S= -4.5V	
		_	170	235	mΩ	I _D = -1.5A, V _G S= -4V	
resistance		_	310	430	mΩ	I _D = -0.75A, V _G s= -2.5V	
Forward transfer admittance	Y _{fs} *	1.0	_	_	S	V _{DS} = -10V, I _D = -0.75A	
Input capacitance	Ciss	_	270	_	pF	V _{DS} = -10V	
Output capacitance	Coss	_	40	_	pF	V _{GS} =0V	
Reverse transfer capacitance	Crss	_	35	_	pF	f=1MHz	
Turn-on delay time	t _{d (on)} *	_	10	_	ns	ID= -0.75A	
Rise time	tr *	_	12	_	ns	VDD≒ -15V	
Turn-off delay time	t _{d (off)} *	_	45	_	ns	V _{GS} = -4.5V R _L =20Ω	
Fall time	t _f *	_	20	_	ns	R _G =10Ω	
Total gate charge	Qg *	-	3.0	_	nC	V _{DD} ≒ −15V R _L =10Ω	
Gate-source charge	Q _{gs} *	_	0.8	_	nC	V _{GS} = -4.5V R _G =10Ω	
Gate-drain charge	Q _{gd} *	_	0.85	_	nC	I _D = -1.5A	

^{*}Pulsed

<Body diode (Source-drain)>

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Forward voltage	V _{SD}	-	_	-1.2	V	I _S = -0.75A, V _{GS} =0V

Electrical characteristic curves




Fig.1 Typical Capacitance vs. Drain-Source Voltage




Fig.2 Switching Characteristics




Fig.3 Dynamic Input Characteristics




Fig.4 Typical Transfer Characteristics




Fig.5 Static Drain-Source On-State Resistance vs. Gate-Source Voltage




Fig.6 Source Current vs. Source-Drain Voltage




Fig.7 Static Drain-Source On-State Resistance vs. Drain Current (I)




Fig.8 Static Drain-Source On-State Resistance vs. Drain Current (II)




Fig.9 Static Drain-Source On-State Resistance vs. Drain Current (III)

Measurement circuits




Fig.10 Switching Time Measurement Circuit




Fig.11 Switching Waveforms




Fig.12 Gate Charge Measurement Circuit




Fig.13 Gate Charge Waveform

Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any
 means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
 product described in this document are for reference only. Upon actual use, therefore, please request
 that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard
 use and operation. Please pay careful attention to the peripheral conditions when designing circuits
 and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
 otherwise dispose of the same, no express or implied right or license to practice or commercially
 exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of with would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

About Export Control Order in Japan

Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan.

In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.

